

CLAIMS

1 1. Apparatus for limiting current in an electrical circuit element,
2 comprising:

3 a circuit element operating in response to a bias current fed
4 thereto for generating an output voltage signal across the circuit element;

5 a first circuit connected to one end of the circuit element for
6 applying a bias current of a desired value to the circuit element in
7 response to the value to an input signal;

8 a second circuit connected to the other end of the circuit element
9 for setting the amplitude of the output voltage signal generated across
10 the circuit element in response to the bias current; and,

11 a third electrical circuit connected to both the first and second
12 circuits for limiting the value of bias current to a predetermined level in
13 response to an abnormal current condition of the circuit element.

1 2. The apparatus according to claim 1 wherein the circuit element
2 comprises a magneto-resistive circuit element.

1 3. The apparatus according to claim 2 wherein the abnormal
2 current condition comprises a short circuit condition of the magneto-
3 resistive circuit element.

1 4. The apparatus according to claim 3 wherein the magneto-
2 resistive element forms part of a read head for a hard disk drive and
3 wherein the output voltage generated across the circuit element
4 comprises a differential voltage.

1 5. Apparatus for limiting current in a magneto-resistive circuit
2 element, comprising:

3 a circuit element operating in response to a bias current fed
4 thereto for generating an output voltage signal across the circuit element;

5 a first circuit connected to one end of the circuit element for
6 applying a bias current of a desired value to the circuit element in
7 response to the value to an input signal;

8 a second circuit connected to the other end of the circuit element
9 for setting the amplitude of the output voltage signal generated across
10 the circuit element in response to the bias current; and,

11 a third electrical circuit connected to both the first and second
12 circuits for limiting the value of bias current to a predetermined level in
13 response to a short circuit condition of the magneto-resistive circuit
14 element.

1 6. The apparatus according to claim 5, wherein said first and
2 second electrical circuits includes a respective first and second current
3 control device, each having a pair of current conducting terminals and a
4 control terminal for controlling conduction between the conducting
5 terminals,

6 said pair of current conducting terminals of said first current
7 control devices being connected between one side of said circuit element
8 and a first bias voltage supply source,

9 said pair of current conducting terminals of the other of said
10 current control devices being connected between the other side of said
11 circuit element and a second bias voltage supply source,

12 a first signal amplifier circuit responsive to an input signal for
13 applying an output signal to the control terminals of the first current
14 control device,

15 a second signal amplifier circuit responsive to a signal
16 corresponding to the bias current for applying an output signal to the
17 control terminal of said second current control device, so as to provide a
18 current balance in said first and second current control devices during
19 normal or non-shortcd operation, and,

20 wherein said third electrical circuit includes a third and fourth
21 current control device, each having a pair of current conducting
22 terminals and a current control terminal, said pairs of current
23 conducting terminals of the third and fourth current control devices
24 being connected in a cascode circuit connection between said first and
25 second bias voltage supply sources, the current control terminal of the
26 third current control device being connected with the output signal of the
27 first signal amplifier also applied to the control terminal of the first
28 current control device, and,

29 a third signal amplifier circuit responsive to a signal corresponding
30 to a current flowing between the third and fourth current control devices
31 for applying an output signal to the control terminal of the second
32 current device along with the output signal of the second signal amplifier
33 for clamping the control terminal of the second current control to a
34 voltage corresponding to the output signal of the third signal amplifier in
35 the event a short circuit condition occurs in said circuit element.

1 7. The apparatus according to claim 6 and additionally including a
2 first resistive impedance connected between one of the current
3 conducting terminals of the first current control device and the first bias

4 voltage supply source, a second resistive impedance connected between
5 one of the current conducting terminals of the second current control
6 device and the second bias voltage supply source, third resistive
7 impedance connected between one of the current conducting terminals of
8 the third current control device and the first bias voltage supply source,
9 and a fourth resistive impedance connected between the current
10 conducting terminals of the third and fourth current control devices,
11 wherein the value of the fourth resistive impedance is greater than the
12 value of the second resistive impedance and where an input of the third
13 signal amplifier is connected to one side of the fourth resistive element.

1 8. The apparatus according to claim 7 wherein the value of the
2 first resistive impedance is substantially equal to the value of the third
3 resistive impedance.

1 9. The apparatus according to claim 8 and additionally including a
2 pair of series connected resistive impedances connected across the
3 magneto-resistor element and having an intermediate connection
4 connected to an input of the second signal amplifier.

1 10. The apparatus according to claim 9 wherein the magneto-
2 resistive circuit element forms part of read head for a hard disk drive.

1 11. The apparatus according to claim 9 wherein the current
2 control devices comprise semiconductor devices.

1 12. The apparatus according to claim 11 wherein said
2 semiconductor devices comprise transistors.

1 13. The apparatus according to claim 11 wherein the first and
2 second current control devices comprise transistors of mutually opposite
3 type semiconductor material.

1 14. The apparatus according to claim 11 wherein the third and
2 fourth current control devices comprise transistors of mutually opposite
3 type semiconductor material.

1 15. The apparatus according to claim 14 wherein the first and
2 third transistors comprise transistors of a first type semiconductor
3 material and second and fourth transistors comprise transistors of a
4 second type semiconductor material.

1 16. The apparatus according to claim 9 wherein the first signal
2 amplifier circuit includes an amplifier having a first polarity input
3 terminal connected to the input signal and a second polarity input
4 terminal connected to an output terminal thereof through the first
5 current control device.

1 17. The apparatus according to claim 9 wherein the second signal
2 amplifier circuit includes an amplifier having a first polarity input
3 terminal connected to a signal corresponding to the bias voltage and a
4 second polarity input terminal connected to a point of reference potential
5 or ground.

1 18. The apparatus according to claim 9 wherein the third signal
2 amplifier circuit includes an amplifier having a first polarity input
3 terminal connected to the signal corresponding to the current flowing
4 between the third and fourth current control devices and a second
5 polarity input terminal directly connected to an output terminal thereof.

1 19. The apparatus according to claim 4 wherein the first, second
2 and third electrical circuits are implemented in an integrated circuit.

1 20. The apparatus according to claim 5 wherein the first, second
2 and third electrical circuits are fabricated in an integrated circuit
3 structure.